Defect and microstructural evolution in thermally cycled Cu through-silicon vias

نویسندگان

  • James Marro
  • Chukwudi Okoro
  • Yaw Obeng
  • Kathleen Richardson
چکیده

In this study, the effect of thermal cycling on defect generation, microstructure, and RF signal integrity of blind Cu through-silicon vias (TSVs) were investigated. Three different thermal cycling profiles were used; each differentiated by their peak cycling temperature (100 C, 150 C, 200 C) and the time needed to complete one cycle (cycle time). The study was performed on two Cu TSV wafer sample types; one containing large processing-induced voids (voided sample), the other without (non-voided sample). It was found that the RF signal return loss |S11| of the Cu TSVs increased upon thermal cycling for both the voided and the non-voided sample types. This was attributed to the increase in the void area due to the formation of new voids, rather than the growth of preexisting voids. On the other hand, the grain orientation and grain sizes of the Cu TSVs were found to be unaffected by all studied thermal cycling conditions and sample types. 2014 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Lower Protrusion of a Copper-Nickel Alloy in a Through-Silicon via and Its Numerical Simulation

The application of Cu-filled through-silicon via (TSV) in 3-D integrated circuit packaging faces several fabrication and reliability issues. In this study, we introduced a Cu-Ni alloy for TSV filling with a high filling speed and a reduced TSV protrusion. In particular, the characteristics of Cu-Ni via protrusions at various annealing temperatures (3200­450°C) were investigated with experimenta...

متن کامل

Characterization of thermal stresses and plasticity in through-silicon via structures for three-dimensional integration

Through-silicon via (TSV) is a critical element connecting stacked dies in three-dimensional (3D) integration. The mismatch of thermal expansion coefficients between the Cu via and Si can generate significant stresses in the TSV structure to cause reliability problems. In this study, the thermal stress in the TSV structure was measured by the wafer curvature method and its unique stress charact...

متن کامل

Surface activated bonding of copper through silicon vias and gold stud bumps at room temperature

A comprehensive investigation of the surfaces of copper through silicon vias Cu-TSVs and gold stud bumps is presented. These vias and stud bumps were bonded at room temperature using a nanobonding and interconnection equipment. The influence of heating on the bonded interface was also studied. In order to achieve an intimate contact between the Au-stud bumps and Cu-TSVs, the stud bumps were fla...

متن کامل

An Insulator-Lined Silicon Substrate-Via Technology With High Aspect Ratio

We have developed a novel high-aspect ratio substratevia technology in silicon that features a SiN insulator liner. In this technology, the via is completely filled with electroplated Cu. We have demonstrated vias with an aspect ratio of 30 and we have verified the integrity of the liner in vias with an aspect ratio of 8. The impedance of individual vias was measured in the microwave regime usi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 54  شماره 

صفحات  -

تاریخ انتشار 2014